Please use this identifier to cite or link to this item:
http://nopr.niscpr.res.in/handle/123456789/66757| metadata.dc.identifier.doi: | https://doi.org/10.56042/ijpap.v63i11.23350 |
| Title: | Fractional Order Mem-Inductor and Mem-Capacitor Mutator using Single DXCCTA |
| Authors: | Kumar, Atul Chaturvedi, Bhartendu |
| Keywords: | Analog circuit;DXCCTA;Grounded/ floating structure;Meminductor emulator;Memcapacitor emulator |
| Issue Date: | Nov-2025 |
| Publisher: | NIScPR-CSIR, India |
| Abstract: | The paper introduces new designs for fractional-order mem-element mutators utilizing an active component known as the dual-X current conveyor transconductance amplifier (DXCCTA). These mutators serve as both meminductor and memcapacitor emulators. The proposed designs incorporate just one DXCCTA, one memristor and one fractional-order capacitor which is implemented using a constant phase element. The mem-element mutators can operate in both floating and grounded modes. An extensive analysis of the circuits is presented, addressing ideal, and non-ideal analysis. The theoretical performance of the designed mem-element mutator circuits is validated through SPICE simulations using 0.18 μm technology. The proposed mutator designs demonstrate a high operating frequency (up to 800 kHz), low power consumption (2.5 mW), low operating supply voltages (±1.25 V) and robust performance across variations in process, voltage, and temperature. The non-volatility of the proposed emulators is also tested. |
| Page(s): | 1044-1051 |
| ISSN: | ISSN: 0975-1041 (Online); 0019-5596 (Print) |
| Appears in Collections: | IJPAP Vol.63(11) [November 2025] |
Files in This Item:
| File | Description | Size | Format | |
|---|---|---|---|---|
| IJPAP 63(11) 1044-1051.pdf | 3.92 MB | Adobe PDF | View/Open |
Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.