Please use this identifier to cite or link to this item: http://nopr.niscpr.res.in/handle/123456789/16880
Title: A Novel Low Power 3 Transistor based Universal Gate for VLSI Applications
Authors: Priya, M.Geetha
Baskaran, K.
Keywords: Low power;CMOS;Pass-transistor;NAND;Delay;Flash memory
Issue Date: Apr-2013
Publisher: NISCAIR-CSIR, India
Abstract: NAND and NOR gates are the two universal logic gates and any other logic gates can be built using them. This paper presents a novel three transistors (3T) based NAND gate with exact output logic levels, yet maintaining comparable performance than the other available NAND gate logic structures. The new logic is characterized by superior speed and low power which can be easily fabricated for Very Large Scale Integration (VLSI) designs. The simulation tests were performed by employing standard 90nm CMOS process technology.
Page(s): 217-221
ISSN: 0975-1084 (Online); 0022-4456 (Print)
Appears in Collections:JSIR Vol.72(04) [April 2013]

Files in This Item:
File Description SizeFormat 
JSIR 72(4) 217-221.pdf155.32 kBAdobe PDFView/Open


Items in NOPR are protected by copyright, with all rights reserved, unless otherwise indicated.